




## Un Monde Tout Numérique



Paris-Saclay





Saint-Étienne




Bordeaux



## Un Monde Tout Numérique



Paris-Saclay



Saint-Étienne



Bordeaux



1981 - IBM PC / 4,77 MHz / 16 à 256 Ko - 1800 \$



1985

## Un Monde Tout Numérique




1984 - Apple Macintosh / 8 MHz - 16 bits / 128 Ko



1973 - Micral - R2E / France



Paris-Saclay



Saint-Étienne




Bordeaux

## Autour de nous



Paris-Saclay



Saint-Étienne



Bordeaux

## Autour de nous



### Un monde connecté


- Des tonnes de données numériques transmises
  - STOCKAGE

### Un monde automatisé

- Des traitements numériques en temps réel
  - RAPIDES
  - RECONFIGURABLES
  - AUTO-DIAGNOSTIC



Paris-Saclay



Saint-Étienne



Bordeaux

## Des EB de données à traiter



### Google

- 900.000 serveurs dans le monde
- 260 MW de puissance
  - 200.000 foyers environ


### FaceBook

- 750 TB / jour
- Capacité de 100 PB
- 7 PB de photos / mois

TB : TeraOctets  $10^{12}$  ,  
PB : PetaOctets  $10^{15}$  ,  
EB : ExaOctets  $10^{18}$



Paris-Saclay



Saint-Étienne




Bordeaux

## Traitement numérique

### Processeur


- *Exécution d'instructions de manière séquentielle*
- *Unités de calculs précablées*



AMD Phenom – 4 coeurs – 3.4 GHz



Paris-Saclay



Saint-Étienne




Bordeaux

## Traitement numérique

### Processeur

- *Exécution d'instructions de manière séquentielle*
- *Unités de calculs précablées*



Plusieurs **coeurs** de calculs identiques


Gestion des **flux** de données

Mémoire **tampon** (ou cache)

AMD Phenom – 4 coeurs – 3.4 GHz – 2 milliards



Paris-Saclay



Saint-Étienne




Bordeaux



## Traitement numérique

### Processeur

- *Exécution d'instructions de manière séquentielle*
- *Unités de calculs précablées*




Plusieurs **coeurs** de calculs identiques

Gestion des **flux** de données

Mémoire **tampon** (ou cache)


AMD Phenom – 4 coeurs – 3.4 GHz – 2 milliards



Intel Core i7 (Gulftown) – 4 coeurs - 3.33 GHz – 1.17 milliards



Paris-Saclay




Saint-Étienne



Bordeaux

## Traitement numérique / Processeur


- **Unité de calculs / Coeur**
  - *Calculs prédéfinis / instructions*
  - *2-3 milliards de calculs à la seconde*




Intel Core i7

### Type d'opérations

- *Déplacement de mémoire*
- *Opérations arithmétiques*
- *Opérations logiques*



Paris-Saclay




Saint-Étienne



Bordeaux

## Traitement numérique / Processeur

- **Unité de calculs / Coeur**
  - ➔ *Calculs prédéfinis / instructions*
  - ➔ *2-3 milliards de calculs à la seconde*




Intel Core i7

### Type d'opérations


- *Déplacement de mémoire*
- *Opérations arithmétiques*
- *Opérations logiques*

### Nombre d'opérations

- *Environ 2.000 instructions*



Paris-Saclay




Saint-Étienne



Bordeaux

## Traitement numérique / Processeur


- **Unité de calculs / Coeur**
  - *Calculs prédéfinis / instructions*
  - *2-3 milliards de calculs à la seconde*




Intel Core i7

### Choix de l'opération

- *Multiplexage*



Paris-Saclay



Saint-Étienne




Bordeaux

## Traitement numérique / Processeur

### • Instruction

- Décodée par le coeur de calcul
- Définie le type de calcul à réaliser



Intel Core i7

### Choix de l'opération

- **Multiplexage**
- **Décodage / OPCODE**





Figure 2-1. Intel 64 and IA-32 Architectures Instruction Format



Paris-Saclay



Saint-Étienne




Bordeaux

## Traitement numérique / Processeur

### → Instruction / ADDITION

#### ADD—Add

Opcode	Instruction	Op/En	64-bit Mode	Compat/Leg Mode	Description
04 <i>ib</i>	ADD AL, <i>imm8</i>	I	Valid	Valid	Add <i>imm8</i> to AL.
05 <i>iw</i>	ADD AX, <i>imm16</i>	I	Valid	Valid	Add <i>imm16</i> to AX.
05 <i>id</i>	ADD EAX, <i>imm32</i>	I	Valid	Valid	Add <i>imm32</i> to EAX.
REX.W + 05 <i>id</i>	ADD RAX, <i>imm32</i>	I	Valid	N.E.	Add <i>imm32 sign-extended to 64-bits</i> to RAX.
80 /0 <i>ib</i>	ADD r/m8, <i>imm8</i>	MI	Valid	Valid	Add <i>imm8</i> to r/m8.
REX + 80 /0 <i>ib</i>	ADD r/m8, <i>imm8</i>	MI	Valid	N.E.	Add <i>sign-extended imm8</i> to r/m64.



Intel Core i7

#### Description


Adds the destination operand (first operand) and the source operand (second operand) and then stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

#### Operation

DEST ← DEST + SRC;



Paris-Saclay



Saint-Étienne




Bordeaux

## Traitement numérique / Processeur


- **Instruction / ADDITION**

→ *Purement combinatoire – pour 1 bit avec retenue*



### Operation

DEST  $\leftarrow$  DEST + SRC;




Intel Core i7

### Opérations

➤ **Addition** : combinatoire



Paris-Saclay



Saint-Étienne




Bordeaux

## Traitement numérique / Processeur

### • Instruction / ADDITION


→ Purement combinatoire – pour 1 bit avec retenue




#### Operation

DEST ← DEST + SRC;

~30 transistors pour 1 bit



➤ 6 transistors




Intel Core i7

### Opérations

➤ **Addition** : combinatoire



Paris-Saclay



Saint-Étienne





Bordeaux



## Traitement numérique / Processeur

- **Instruction / ADDITION**

→ *Purement combinatoire – pour n bits avec retenue*



Intel Core i7

### Opérations

➤ **Addition** : combinatoire


~120 transistors pour 4 bits

#### Operation

DEST ← DEST + SRC;



Paris-Saclay




Saint-Étienne




Bordeaux

## Traitement numérique / Processeur

- Unité arithmétique et logique / 1 bit – ET/OU/NON/Somme



Paris-Saclay



Saint-Étienne



Bordeaux

## Traitement numérique / Processeur


- Instruction / ADDITION VIRGULE FLOTTANTE

### ADDPD—Add Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op / En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 0F 58 /r ADDPD xmm1, xmm2/m128	RM	V/V	SSE2	Add packed double-precision floating-point values from xmm2/mem to xmm1 and store result in xmm1.
VEX.NDS.128.66.0F.WIG 58 /r VADDPD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Add packed double-precision floating-point values from xmm3/mem to xmm2 and store result in xmm1.
VEX.NDS.256.66.0F.WIG 58 /r VADDPD ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Add packed double-precision floating-point values from ymm3/mem to ymm2 and store result in ymm1.

### Description

Add two, four or eight packed double-precision floating-point values from the first source operand to the second source operand, and stores the packed double-precision floating-point results in the destination operand.




Intel Core i7

➤ **Plusieurs unités de calcul différentes**



Paris-Saclay





Saint-Étienne



Bordeaux

## Traitement numérique / Processeur

- Instruction / ADDITION VIRGULE FLOTTANTE



Intel Core i7


Norme IEEE 754

$$X = \pm 1, M \cdot 2^e$$

➤ *Plusieurs unités de calcul différentes*



Paris-Saclay



Saint-Étienne




Bordeaux

## Traitement numérique / Processeur


- Instruction / CONVERSION

CVTDQ2PD—Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op / En	64/32 bit Mode Support	CPUID Feature Flag	Description
F3 0F E6 /r CVTDQ2PD xmm1, xmm2/m64	RM	V/V	SSE2	Convert two packed signed doubleword integers from xmm2/mem to two packed double-precision floating-point values in xmm1.




Intel Core i7



A. TISSERAND / LIRMM



Paris-Saclay



Saint-Étienne




Bordeaux

## Traitement numérique / Processeur

- **Unité de calculs séquentiels**  
→ 2-3 milliards de calculs à la seconde

**Séquenceur**

- **Compteur d'adresse**



Plusieurs **coeurs** de calculs identiques

Gestion des **flux** de données


Mémoire **tampon** (ou cache)

**25 Go/s**

AMD Phenom – 4 coeurs – 3.4 GHz – 2 milliards



Paris-Saclay



Saint-Étienne



Bordeaux

## De plus en plus de données à traiter...



### Caméra 2K – stéréo


- 2048 x 1080 pixels
- 60 images par seconde / fps
- 24 bits / pixels = 3 octets

~ 400 Mo / s / image

**Traitement en parallèle**



Paris-Saclay



Saint-Étienne



Bordeaux


## De plus en plus de données à traiter...

### Caméra 2K – stéréo


- 2048 x 1080 pixels
- 60 images par seconde / fps
- 24 bits / pixels = 3 octets

~ 400 Mo / s / image

Traitement en parallèle



Paris-Saclay



Saint-Étienne




Bordeaux




## FPGA

- **Field Programmable Gate Array**
  - *Interconnexion de composants logiques*



Paris-Saclay



Saint-Étienne




Bordeaux


## FPGA

- **Field Programmable Gate Array**

- *Interconnexion de composants logiques*
- *Combinatoire (LUT) / Séquentiel*



Paris-Saclay



Saint-Étienne



Bordeaux

## Systemes numériques / Classification

### Architectures existantes

#### dédiées

##### embarquées

Micro-  
contrôleurs

##### traitement signal

DSP  
(*Digital Signal  
Processing*)

#### généralistes

Processeurs

### TRAITEMENTS SEQUENTIELS

### Architectures spécifiques

#### dédiées

ASIC  
(*Application Specific  
Integrated Circuit*)


#### programmables

FPGA  
(*Field Programmable  
Gate Array*)

### TRAITEMENTS PARALLELES



Paris-Saclay



Saint-Étienne




Bordeaux

## FPGA

- **Field Programmable Gate Array**

→ *Premières applications dans le spatial et le militaire*




Attitude control modes of ACS

From 'Toshinori Kuwahara' thesis - Japan - 2009



Paris-Saclay



Saint-Étienne



Bordeaux

## FPGA

- **Field Programmable Gate Array**  
→ *Parallélisation des calculs*



## Sensors

Ensuring Reliable Networks **TTTech**



	<b>Long-Range-Radar (LRR 4)</b>
	<b>Video Camera</b>
	<b>Top view Camera</b>
	<b>Middle-Range-Radar (MRR)</b>
	<b>Ultra Sonic</b>
	<b>Laser Scanner</b>
	<b>Predictive Map Data Car2x Connectivity</b>



Bordeaux

## FPGA

- **Field Programmable Gate Array**  
→ *Parallélisation des calculs*




## Actuators

Ensuring Reliable Networks **TTTech**

### Necessary Actuators for Automated Driving


- |                                       |                                  |
|---------------------------------------|----------------------------------|
| ▶ <b>Electronic Stability Control</b> | ▶ <b>Powertrain Coordination</b> |
| ▶ <b>Hold management system</b>       | ▶ <b>Shift-by-Wire</b>           |
| ▶ <b>Deceleration management</b>      | ▶ <b>Electric Power Steering</b> |




Bordeaux

## FPGA

- **Field Programmable Gate Array**  
→ *Parallélisation des calculs*



Paris-Saclay



Saint-Étienne



Bordeaux

## FPGA

- **Field Programmable Gate Array**

→ *Parallélisation des calculs*




**Altera: Automotive Vision System Design Variables and FPGA Advantages**

Design Challenges	System Variables	FPGA Advantages
Data acquisition	Different camera sensor resolutions, frame rates; different types of sensors required (radar, laser, video). No standard way to communicate data into car network.	Customized sensor interfaces and intellectual property (IP) cores to enable connectivity to any automotive network standard.
Data processing	Varying image processing algorithms for image correction and video analytics. Stitching multiple camera data into a 360° image. Fusing multiple types of sensor data. Real-time processing requirements.	Ability to implement customized algorithms in hardware and software for video and image processing.
Communications	Different communication standards for audio/video data, such as media-oriented system transport (MOST), Ethernet, and LVDS. Need to connect all systems together in a single low-cost system bus.	Ability to design the exact type and number of communications interfaces needed for your advanced driver assistance systems (ADAS) application.



Paris-Saclay



Saint-Étienne



Bordeaux



## Systemes numériques / Avantages-Inconvénients

### Architectures existantes


- Large choix de composants
- Modules déjà existants
  - ADC, PWM, Timers, Communication
- Gestion de l'horloge
- Facilité de mise en oeuvre
  
- Execution séquentielle des calculs
- Instructions prédéfinies
- Utilisation réservée de certains modules

### Architectures spécifiques

- Très grande densité
- Grand nombre d'E/S
- Exécution parallélisable
- Gestion d'horloge avancée
- Reconfiguration dynamique
  
- Volatiles (cellules RAM)
- Circuits imprimés multicouches
- Aucun module précablé
- Entrées-sorties numériques



Paris-Saclay



Saint-Étienne



Bordeaux

## FPGA

- Nouveautés




ALTERA®

This will allow FPGA users to utilize the high bandwidth and compact size advantages of parallel optical interfaces that are currently used in data centers.

**Philip Gadd**, vice president and general manager of the  
*Fiber Optics Product Division at Avago*



Paris-Saclay




Saint-Étienne




Bordeaux

## FPGA

- Nouveautés



Paris-Saclay




Saint-Étienne




Bordeaux

## FPGA

- Nouveautés



Paris-Saclay




Saint-Étienne



Bordeaux

## FPGA + uC = SoC


### Architectures spécifiques



- Très grande densité
- Grand nombre d'E/S
- Exécution parallélisable
- Gestion d'horloge avancée
- Reconfiguration dynamique
- **Aucun module précablé**
- **Entrées-sorties numériques**
- **Volatiles (cellules RAM)**
- **Circuits imprimés multicouches**



Paris-Saclay



Saint-Étienne




Bordeaux


## FPGA + uC = SoC



Zynq-7000 All Programmable SoC



Paris-Saclay



Saint-Étienne



Bordeaux

## Nouvelles cartes de prototypage / Mixte



125 Mech/s


300 €

Fast analog input 1

Fast analog input 2

Fast analog output 1

Fast analog output 2



Power (micro USB)

Micro SD card


Console (micro USB)

USB

Gigabit Ethernet



Paris-Saclay




Saint-Étienne




Bordeaux

## Nouvelles cartes de prototypage / Mixte



Paris-Saclay



Saint-Étienne



Bordeaux



## Nouvelles cartes de prototypage / Mixte



### Laser development kit

Learn photonics and develop fibered sensing systems


#### LDK

- 1550 nm DFB laser (eye-safe)
- 60 MHz modulation / detection
- Web-based interface
- RedPitaya oscilloscope (optional)
- Python, C / C++ API
- FPGA / Linux SDK


Standard: 695 €

Extended: 1345 €

[Request a quote](#)



Paris-Saclay



Saint-Étienne



Bordeaux

## Nouvelles cartes de prototypage / Mixte



Koheron

### 150 MHz low-noise photodetection

Amplified photodetection for coherent sensing



### PD100


- 900 - 1700 nm operation (InGaAs)
- 150 MHz bandwidth at 3 dB
- AC coupled
- 3900 V/A transimpedance gain

295 €

[Request a quote](#)



Paris-Saclay



Saint-Étienne



Bordeaux

## Des EB de données à traiter




Data Center IP Traffic, 2015-2020

	2015	2016	2017	2018	2019	2020	CAGR 2015-2020
<b>By Type (EB per Year)</b>							
Data center to user	744	933	1,164	1,438	1,772	2,183	24.0%
Data center to data center	346	515	713	924	1,141	1,381	31.9%
Within data center	3,587	5,074	6,728	8,391	10,016	11,770	26.8%
<b>By Segment (EB per Year)</b>							
Consumer	2,997	4,304	5,836	7,435	9,075	10,906	29.5%
Business	1,681	2,218	2,768	3,318	3,853	4,429	21.4%
<b>By Type (EB per Year)</b>							
Cloud data center	3,851	5,636	7,712	9,802	11,850	14,076	29.6%
Traditional data center	827	885	892	951	1,078	1,259	8.8%
<b>Total (EB per Year)</b>							
Total data center traffic	4,678	6,522	8,604	10,753	12,928	15,335	26.8%

TB : TeraOctets  $10^{12}$  ,  
PB : PetaOctets  $10^{15}$  ,  
EB : ExaOctets  $10^{18}$



Paris-Saclay



Saint-Étienne




Bordeaux

## Des EB de données à traiter




Figure 5. Global Data Center Traffic by Destination in 2020



TB : TeraOctets  $10^{12}$  ,  
 PB : PetaOctets  $10^{15}$  ,  
 EB : ExaOctets  $10^{18}$



Paris-Saclay



Saint-Étienne



Bordeaux

## Des EB de données à traiter




Figure 26. Smart City: Multiple Applications Create Big Data



TB : TeraOctets  $10^{12}$  ,  
PB : PetaOctets  $10^{15}$  ,  
EB : ExaOctets  $10^{18}$



Paris-Saclay



Saint-Étienne



Bordeaux

## FPGA / Numérique


*Intel sees FPGAs as the key to designing a new generation of products to address emerging customer workloads.*

CLICK TO TWEET 

"We think FPGAs are very strategic," said Raejeanne Skillern, GM of the Cloud Service Provider Business at Intel. "We're doing a lot of development with OEMs and customers, and continuing to implement (FPGAs) into our roadmap."



Paris-Saclay




Saint-Étienne



Bordeaux


## FPGA / Numérique



2014/12 - Gazettabyte.com



Paris-Saclay



Saint-Étienne




Bordeaux


## FPGA / Numérique



30 novembre 2016



Paris-Saclay



Saint-Étienne



Bordeaux